# Accelerating software development for emerging ISA extensions with cloud-based FPGAs: RVV case study

Marek Pikuła · ORConf 2024 · Gothenburg · 2024-09-14

Samsung R&D Institute Poland







 $\rightarrow$  Introduction Background Project timeline What's next?



Marek Pikuła · ORConf 2024 · 2/15



#### INTRODUCTION

## Who am I?

## (1)**FPGA Gateware**

Experience in developing gateware for specialized equipment involving fast interfaces and soft cores.

# (2)

Tizen OS platform software developer focused on board support, boot-chain, kernel, and system libraries for the RISC-V ecosystem as part of RISE.





## **Platform Software**

## **CI Workflows**

(3)

Recently, a lot of effort into multi-platform CI setups for software projects.

(Lightning talk tonight!)

## **SAMSUNG**

Marek Pikuła · ORConf 2024 · 3/15











#### Goal: Accelerating RISC-V Software **Ecosystem development.**

A collaborative effort led by industry leaders with a mission to accelerate the development of open source software for the RISC-V architecture.

### **SAMSUNG**

Marek Pikuła · ORConf 2024 · 4/15





Introduction

Background  $\rightarrow$ 

Project timeline

What's next?



Marek Pikuła · ORConf 2024 · 5/15



BACKGROUND

# Project background



#### **RVV system library support** (1)

Internal porting effort for open source Linux packages used in Tizen OS for RISC-V vector extension (RVV1.0). Selected **pixman** as a starting point.

## 2 No RVV targets (a year ago)

A year ago, no hardware targets with RVV1.0 were available on the market, and internal targets were WIP.

## **③ QEMU is no good for RVV**

QEMU is unsuitable for RVV benchmarking as it doesn't represent a concrete hardware implementation.

We wanted to learn how to write optimal code for a new vector platform.

#### **SAMSUNG**

Marek Pikuła · ORConf 2024 · 6/15



BACKGROUND

# Project requirements

- 1. Full RVV1.0 support
- 2. Linux support (MMU)
- 3. FPGA-compatible
- 4. Easy to use and deploy
- 5. Adjustable configuration

- $\rightarrow$  main goal of the project.
- $\rightarrow$  Linux software and libraries.
- $\rightarrow$  performance requirement.
- $\rightarrow$  targeted for software developers.
- $\rightarrow$  low to high-end configurations.

### SAMSUNG

Marek Pikuła · ORConf 2024 · 7/15







Introduction Background → Project timeline What next?



Marek Pikuła · ORConf 2024 · 8/15



**PROJECT TIMELINE** 

## Research

Research into CPU cores with RVV1.0

- 1. **Tenstorrent Ocelot** failed implementation on FPGA.
- 2. **PULP Spatz** not designed to be fully RVV1.0-compliant.
- 3. CHIPS Alliance T1 no plan to implement MMU support.
- 4. **PULP Ara** potentially the best candidate.
- 5. **Others** not yet released at the start of the project.

- 1. OpenHW CVA6 open source, high-quality
  - application RV64 core.
- 2. Ara claims full support for **RVV1.0**.
- 3. Supports **multiple**

and lane count.

- 4. Work-in-progress
  - **MMU** support.

Selected CVA6 with PULP Ara

Research into the hardware platform

configurations of VLEN

- 1. **COTS FPGA** boards capable of fitting a large RVV core are costly and unsuitable for an experimental project.
- 2. Alternative: **AWS EC2 F1** cloud instances with Xilinx VU9P FPGAs.
- 3. FireSim, along with the Chipyard project, provide an easy-to-use framework for simulating a complete SoC at speeds near the FPGA prototype level in the cloud or on-premises.

## **SAMSUNG**

Marek Pikuła · ORConf 2024 · 9/15





# Integration and testing

Integrating PULP Ara into Chipyard

- 1. The base was the existing **CVA6 integration**.
- 2. (At the time) the upstream PULP Ara implementation lacked MMU support, but a working patch set existed.
- 3. Experiments with different RVV configurations. First iteration:
  - 2 lanes, VLEN = 2048
  - fmax = 80 MHz
  - 31% LUT, 12% FF, 19% BRAM, 5% URAM, 2% DSP

**Benchmarking RVV** code on the target

- 1. The initial rvv-bench suite run was unsuccessful due to bugs in PULP Ara.
- 2. Subsequent rvv-bench instruction test confirmed erroneous behavior for some vector instructions.
- 3. Development of several pixman algorithms and comparison with scalar versions.



Marek Pikuła · ORConf 2024 · 10/15



### **PROJECT TIMELINE Benchmark results**

## rvv-bench instruction test

145/188 tests were successful. Others resulted in either explicit instruction error, or a complete processor hang.

Not tested with the revised version yet!

instruction	e8m1	e8m2	•••	e64m4	e64m8
vadd.vv v8,v16,v24	16	32	•••	64	129
vadd.vv v8,v16,v24,v0.t	28	50	•••	73	140

### SAMSUNG





#### UN8\_rb\_MUL\_UN8



#### UN8x4\_MUL\_UN8x4\_\ ADD\_UN8x4\_MUL\_UN8



Marek Pikuła · ORConf 2024 · 11/15





Introduction Background Project timeline  $\rightarrow$  What's next?



Marek Pikuła · ORConf 2024 · 12/15



WHAT'S NEXT?

# What's next for the project?



#### **Rebase on upstream** (1)

To use the official MMU support and incorporate fixes.

#### Support more configurations (2)

Different VLENs and lane counts to provide more benchmarking targets.

#### Streamline deployment (3)

So that it is easy for a regular developer to spin up a target and test their code.

#### **Upstream changes** (4)

To have official support for PULP Ara in Firesim.

### SAMSUNG

Marek Pikuła · ORConf 2024 · 13/15



WHAT'S NEXT?

## What's next for RISC-V?



# How to make the evaluation, testing, and adoption of new extensions easier for software developers?



Marek Pikuła · ORConf 2024 · 14/15



# Thank you! Questions?





Project repository

m.pikula@partner.samsung.com linkedin.com/in/marek-pikula github.com/MarekPikula



## **SAMSUNG**

Marek Pikuła · ORConf 2024 · 15/15





